Universal Access To All Knowledge
Home Donate | Store | Blog | FAQ | Jobs | Volunteer Positions | Contact | Bios | Forums | Projects | Terms, Privacy, & Copyright
Search: Advanced Search
Anonymous User (login or join us)
Upload
Search Results
Results: 1 through 3 of 3 (0.008 secs)
You searched for: mediatype:texts AND collection:theides AND subject:"FPGA"
[texts]Prototyping a Wireless Sensor Node using FPGA for Mines Safety Application
The sensor nodes in a wireless sensor network are normally microcontroller based which are having limited computational capability related to various applications. This paper describes the selection, specification and realization of a wireless sensor node using the field programmable gate array (FPGA) based architecture for an early detection of hazards (e.g fire and gas-leak ) in mines area. The FPGAs in it’s place are more efficient for complex computations in compare to microcontrollers, wh...
Keywords: Wireless Sensor Network (WSN); system on programmable chip (SOPC); FPGA
Downloads: 174
[texts]FPGA Implementation of Large Area Efficient and Low Power Geortzel Algorithm for Spectrum Analyzer
Spectrum analysis is very essential requirement in instrumentation and communication signal interception .Spectrum analysis is normally carried out by online or offline FFT processing. But the FFT being highly mathematical intensive, is not suitable for low area and low power applications. Offline FFT processing can’t give the real time spectrum estimation which is essential in communication signal interception...
Keywords: FFT; Goertzel algorithm; Spectrum Analysis; VHDL; XilinX ISE; Modelsim; Spartan 3E-FPGA board
Downloads: 250
[texts]FIR Filter Implementation by Systolization using DA-based Decomposition
In this paper we present 1D and 2D systolic Distributed Arithmetic (DA) based structures that are designed for the implementation of Finite Impulse Response (FIR) filters. The paper compares the 1D DA based systolic structure with 1D systolic DA based decomposition method. The filters are implemented on a Xilinx Virtex II Pro (XC2VP30) FPGA using HDL and system metrics like Area, Gate Count, MaximumUsable Frequency and Power consumption are estimated for different filter orders and address lengt...
Keywords: Distributed arithmetic (DA); Field Programmable Gate Arrays (FPGA); Finite Impulse Response (FIR) filter; systolic array
Downloads: 107
Advanced search

Group results by:

> Relevance
Mediatype
Collection

Refine your search:

File formats
MP3 files
Any audio file
Movie files
Images

Related collections

theides

Related creators

Related mediatypes

texts